

Analogue/Digital Dual Power Module Using Ion-Implanted GaAs MESFETs

Hiroyuki Masato, Masahiro Maeda, Hiromasa Fujimoto, Shigeru Morimoto, Morio Nakamura,
*Yoshishige Yoshikawa, *Hikaru Ikeda, *Hiroaki Kosugi and Yorito Ota

Semiconductor Research Center and *Materials and Devices Laboratory,
Matsushita Electric Industrial Co., Ltd.,
3-1-1, Yagumo-Nakamachi, Moriguchi, Osaka 570, Japan

ABSTRACT

An analogue and digital dual power module using ion-implanted GaAs MESFETs with high breakdown voltage has been developed for North American Digital Cellular (NADC). In the analogue operation, the module exhibited high power-added efficiency (PAE) of 56.0% at $V_{dd}=3.7V$. In the digital operation, the high efficiency of 46.9% and the low adjacent channel leakage power (P_{adj}) of -29.1dBc at $+30\text{kHz}$ P_{adj} and of -52.7dBc at $+60\text{kHz}$ P_{adj} were simultaneously obtained at $f=836.5\text{MHz}$, $P_{out}=31.0\text{dBm}$ and $V_{dd}=4.7V$. This device is quite suitable for the dual mode application.

INTRODUCTION

In recent years, there has been increasing of the demand of GaAs power MESFETs for analogue and digital celluar with the spread of them. Since the requirement for a digital power device differs from that for an analogue power device¹⁾⁻⁷⁾, they have been developed individually. To obtain low distortion properties for digital cellular, which suppress adjacent channel leakage power (P_{adj}), an input signal has to be amplified in a linear region of MESFETs. Moreover, high breakdown voltage require especially for the digital use as compared with the analogue use, because a gate leakage current of MESFETs degrade the distortion properties. In the analogue operation, the input signal has to be amplified in the saturation region of MESFETs to achieve a high efficiency. However, there is no MESFETs by ion-implantation to meet with the needs of the dual mode usage (analogue and digital common use). Furthermore, until now there is no report of the digital power MESFETs that fabricated by ion-implantation. We have realized the newly-developed high breakdown voltage GaAs power MESFETs by ion-implantation, and fabricated an

analogue/digital dual power module for North American Digital Cellular (NADC), and achieved a high efficiency and low distortion characteristics in both the analogue and the digital operations.

PROCESS AND DEVICE PERFORMANCES

GaAs power MESFETs were formed by Si ion-implantation. Figure 1 shows the cross-sectional view of the power MESFET. An active layer of MESFET was implanted at 80keV with dosage of $3.9 \times 10^{12} \text{ cm}^{-2}$ and was activated by WSiN/SiO₂ capped annealing method⁸⁾. An annealing was performed at 820°C in an Ar/H₂ atmosphere. This technique keeps a high peak carrier concentration without deep tailing of a carrier concentration profile after annealing, which achieved high transconductance. An offset gate structure was adopted to reduce a source resistance, which are essential for high efficiency and low operating voltage^{9),10)}. Recess etching process with aluminum gate and a novel dry etching technique realized high drain-gate breakdown voltage (BV_{gd}) of over 15V. A typical drain saturation current (I_{dss}), threshold voltage (V_{th}) and transconductance (gm) are about 170mA/mm, -2.5V and 65mS/mm, respectively.

WE
3A




Figure 1 Cross-sectional view of GaAs power MESFET.

RF characteristics were measured in order to optimize device dimensions of FETs. We have investigated the relations between P_{adj} and gate-width (W_g) or gate-length (L_g) of the FETs in the digital operation. An input signal is $\pi/4$ -shift DQPSK, and RF measurement was performed under the Personal Digital Cellular (PDC) standard of Japanese digital cellular phone. A supply voltage and an operating frequency are 4.7V and 948MHz, respectively. A gate bias was supplied through breeder resistors, and an idle current was fixed at the value of 400mA. MESFETs were evaluated by using a matching circuit formed on a printed board. Matching circuits were optimized on conditions of $P_{adj} < 50$ dBc at $P_{out} = 31.0$ dBm for each device. Figure 2 shows the gate-width dependence of ± 50 kHz P_{adj} , where the gate-length is 1 μ m. P_{adj} of the wide gate-width FET exhibited low distortion characteristics at the higher output power region as compared with that of the narrow gate width FET. P_{adj} of the 24mm gate-width FET had no margin for the PDC standard at the higher output power region ($P_{out} > 31.5$ dBm). At $P_{out} = 31.0$ dBm, gain decreased with increasing of gate-width, and 30mm gate-width FET showed the maximum PAE of 48% with gain of 10.5dB. The gate-length dependence of 30mm gate-width FET is shown in Figure 3. It was clearly showed that P_{adj} of 0.6 μ m gate-length FET was worse than that of 1.0 μ m gate-length FET in the output power region of less than 32dBm. It's because the drain conductance (g_d) of 0.6 μ m gate-length FET is lower than that of 1.0 μ m gate-length FET. RF characteristics of 0.6 μ m gate-length FET showed higher gain of 10.62dB and lower PAE of 38.9% as compared with those of 1.0 μ m gate-length FET at $P_{out} = 31$ dBm. Meanwhile gain and PAE of 1.4 μ m gate-length FET were 9.1dB and 41.4%, respectively. From these results, we have chosen the 30mm gate-width FET with the 1 μ m gate-length as the 2nd-stage FET.

Figure 4 shows the relations of ΔI_g and ± 50 kHz P_{adj} . ΔI_g is defined as the difference between an initial gate current and a gate current during RF operation. It is equal to the gate leakage current and consequently correspond to the drain-gate breakdown voltage. With increasing of ΔI_g , an asymmetry of ± 50 kHz P_{adj} became larger. Two reasons were considered about it : (1) the FETs were miss-matched to the circuit by changing the gate bias through the breeder resistors, (2) the phase rotation increased with the gate leakage current²⁾. But further study is necessary to understand the mechanism. From this result, it is clear that low leakage current and consequently




Figure 2 Gate-width dependence of adjacent channel leakage power (P_{adj}) of 1 μ m gate-length GaAs MESFET at $V_{dd} = 4.7$ V.
input signal : $f = 948$ MHz, $\pi/4$ -shift DQPSK modulation
 P_{adj} : at 50kHz apart from 948MHz




Figure 3 Gate-length dependence of 30mm gate-width GaAs MESFET in the digital RF characteristics at $V_{dd} = 4.7$ V.
input signal : $f = 948$ MHz, $\pi/4$ -shift DQPSK modulation
 P_{adj} : at 50kHz apart from 948MHz




Figure 4 Relations of the gate leakage current (ΔI_g) and ± 50 kHz adjacent channel leakage power (P_{adj}) of 30mm gate-width GaAs MESFET at $P_{out} = 31.0$ dBm and $V_{dd} = 4.7$ V.
input signal : $f = 948$ MHz, $\pi/4$ -shift DQPSK modulation
 P_{adj} : at 50kHz apart from 948MHz

high drain-gate breakdown voltage are essential to digital application.

We have measured total RF characteristics of GaAs MESFET with the gate-width of 30mm and the gate-length of $1.0\mu\text{m}$ for the application to the NADC dual mode. Figure 5 is the photograph of the GaAs power MESFET. The chip size is $2.1\text{mm} \times 0.65\text{mm}$. The operating frequency is 836.5MHz. RF measurement was performed under the NADC standard. At $\text{Pout}=31.0\text{dBm}$, the FET showed high power added efficiency (PAE) of 59.0% in the analogue operation at $\text{Vdd}=3.7\text{V}$, and the PAE of 49.6% and the low P_{adj} of -30.1dBc for $+30\text{kHz}$ P_{adj} and -54.4dBc for $+60\text{kHz}$ P_{adj} apart from the center frequency in the digital operation at $\text{Vdd}=4.7\text{V}$.




Figure 5 GaAs power MESFET with the gate-width of 30mm and the gate-length of $1\mu\text{m}$. The chip size is $2.1\text{mm} \times 0.65\text{mm}$.

MODULE CHARACTERISTICS

An analogue/digital dual power module has been fabricated for NADC. Figures 6 and 7 are the photograph of the fabricated power module and the equivalent circuit, respectively. The module is composed of 2-stage FETs and an impedance matching circuit. The 1st-stage MESFET has the gate-length of $0.8\mu\text{m}$ and the gate-width of 6mm. The chip size of the 1st-stage FET is $0.9\text{mm} \times 0.6\text{mm}$. The volume and the size of the module are 0.4cc and $13.0\text{mm} \times 10.6\text{mm}$, respectively. Load impedance was optimized in order to achieve low distortion without a reduction of PAE at $\text{Pout}=31\text{dBm}$. Idle currents were controlled by changing the gate voltage (V_{gg}) in each operation.

Figure 8 shows the dependence of Pout and PAE on input power (Pin) of the module in the analogue operation, where the operating conditions are as follows, frequency $f=836.5\text{MHz}$ and the supply voltage $\text{Vdd}=3.7\text{V}$. The idle currents of the 1st-stage FET and the 2nd-stage FET were 20mA and 77mA, respectively. A typical RF data of the module are $\text{Pout}=31.05\text{dBm}$ and PAE=56.0% at $\text{Pin}=9\text{dBm}$.




Figure 6 Photograph of the fabricated GaAs power module. The volume and the size of the module are 0.4cc and $13.0\text{mm} \times 10.6\text{mm}$, respectively.




Figure 7 Equivalent circuit of a dual power module.




Figure 8 Output power (Pout) and power added efficiency (PAE) of the GaAs power module in the analogue operation at $\text{Vdd}=3.7\text{V}$ and $f=836.5\text{MHz}$.

Figure 9 shows the relations of P_{adj} and PAE versus P_{out} in the digital operation. The idle currents were set to be $I_{ds1}=76\text{mA}$ and $I_{ds2}=400\text{mA}$, respectively. The high efficiency of 46.9% and the low distortion properties of -29.1dBc for $+30\text{kHz}$ P_{adj} and -52.7dBc for $+60\text{kHz}$ P_{adj} were obtained with gain=26.8dB at $P_{out}=31\text{dBm}$ and $V_{dd}=4.7\text{V}$. These results indicate that this device has a great potential for the dual mode operation.




Figure 9 Adjacent channel leakage power (P_{adj}) and power added efficiency (PAE) of the GaAs power module in the digital operation at $V_{dd}=4.7\text{V}$.
input signal : $f=836.5\text{MHz}$, $\pi/4$ -shift DQPSK modulation
 P_{adj} : at 30kHz and 60kHz apart from 836.5MHz

CONCLUSION

We have developed the low-distortion and high-efficiency analogue/digital dual power module by using ion-implanted GaAs MESFETs with a high breakdown voltage for NADC. The fabricated power module showed excellent RF performances. In the analogue operation, the module exhibited high power added efficiency (PAE) of 56.0% at $f=836.5\text{MHz}$, $P_{out}=31.0\text{dBm}$ and $V_{dd}=3.7\text{V}$. In the digital operation, the high efficiency of 46.9% and the low adjacent channel leakage power (P_{adj}) of -29.1dBc at $+30\text{kHz}$ P_{adj} and of -52.7dBc at $+60\text{kHz}$ P_{adj} were obtained at $V_{dd}=4.7\text{V}$. The developed power MESFETs and module contribute to spreading a dual mode cellular systems such as NADC.

ACKNOWLEDGMENT

The authors would like to thank Dr. T. Uwano, Dr. M. Inada and Dr. O. Ishikawa for their continuous encouragement. They are also thank M. Miura for his technical support.

REFERENCES

- 1) Y. Ota et al., "Highly efficient, very compact GaAs power module for cellular telephone," IEEE MTT-S Int. Microwave Symp. Digest, pp.1517-1520, 1992.
- 2) H. Ikeda et al., "Phase Distortion Mechanism of GaAs FET Power Amplifier for Digital Cellular Application," IEEE MTT-S Int. Microwave Symp. Digest, pp.541-544, 1992.
- 3) S. Murai et al., "A High Power-added Efficiency GaAs Power MESFET Operating at a Very Low Drain Bias for use in L-Band Medium-Power Amplifiers", 14th GaAs IC Sympo. Tech. Digest, pp.139-142, 1992.
- 4) N. Iwata et al., "3V Operation L-Band Power Double-Doped Heterojunction FETs", IEEE MTT-S Int. Microwave Symp. Digest, pp.1465-1468, 1993.
- 5) H. Ono et al., "2V Operation Pseudomorphic Power HEMT with 62% Power-added Efficiency for Cellular Phones", IEEE IEDM Digest, pp.899-902, 1994.
- 6) K. Inosako et al., "Highly Efficient Double-Doped Heterojunction FETs for Battery-Operated Portable Power Application", IEEE Electron. Device Lett., vol.15, No.7, pp.248-250, 1993.
- 7) K. Tateoka et. al., "GaAs MCM Power Amplifier of 3.6V Operation with High Efficiency of 49% for 0.9GHz Digital Cellular Phone System", IEEE MTT-S Int. Microwave Symp. Digest, pp.569-572, 1994.
- 8) A. Tamura et al., "WSiN/SiO₂ capped annealing for Si-implanted GaAs," J. Appl. Phys., 1990, 67, pp.6171-6174
- 9) M. Yanagihara et al., "Highly Efficient GaAs Power MESFETs with n⁺-asymmetrical LDD Structure," Electron. Lett., 1992, 28, (7), pp.686-687.
- 10) M. Maeda et al., "A 3.5V 1.3W GaAs Power Multi Chip IC for Cellular Phone," GaAs IC sympo. tech. Digest, pp.53-56, 1993.